FW_PM_SL_GF_DCDS_jun_2007

Wagner, F.; Münch, Ph.; Liu, S.; Frey, G.:
Development Process for dependable high-performance controllers using Petri Nets and FPGA Technology.
IFAC Workshop on Dependable Control of Discrete Systems, DCDS'07, Cachan, France, pp. 297-302, June 2007.

Abstract: A formal development process for logic controllers using Signal Interpreted Petri Nets and FPGA technology is presented. The development process covers all steps from design to implementation and is supported by the SIPN-Editor toolbox, a graphical editor that allows design, analysis and implementation of SIPN algorithms. As a new feature to increase dependability of logic controllers the SIPN-Editor toolbox supports export to VHDL language which allows implementation of SIPN algorithms on FPGA hardware. The implementation on FPGA is not only much faster than on an ordinary PLC hardware but also more dependable in several aspects. An algorithm to calculate a guaranteed response time is also given.